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ABSTRACT 
Substrate current injection is the origin of external latchup and substrate noise coupling. 
The trigger current for external latchup depends on the duration of the trigger event. A 
physics-based model is provided to model the effects of aggressor to victim spacing and 
orientation on transient triggering of external latchup. The latchup susceptibility of 
standard cell based designs is also investigated. Guard rings are used to reduce latchup 
susceptibility and to reduce the substrate noise coupled to sensitive analog circuits. In this 
work, the effectiveness of different guard ring topologies for the reduction of substrate 
noise coupling is also investigated.  
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CHAPTER 1: INTRODUCTION 
Substrate current injection is the source of substrate noise coupling. If the 
magnitude of the injected current is sufficiently large, latchup may be triggered. The 
relatively small substrate currents that cause noise but not latchup are generally majority 
carrier currents, resulting from displacement current injection across PN junctions or 
bounce on the lines connected to the substrate taps. The milliamp range or larger 
substrate current needed to trigger latchup generally results from a forward-biased PN 
junction and can be either a majority or minority carrier current.  
1.1 Transient external latchup 
 Latchup is termed as a state in which a low-impedance path, resulting from an 
overstress that triggers a parasitic PNPN structure, persists after removal or cessation of 
the triggering condition [1]. Parasitic PNPNs are present in all bulk-Si CMOS integrated 
circuits and an example of how one is formed is illustrated in Figure 1.1. Once latchup is 
triggered, the resulting current flowing from the power supply to the ground rail could 
result in circuit malfunction or permanent damage to the integrated circuit. If latchup is 
triggered by a voltage perturbation at one of the terminals of the parasitic PNPN, then it 
is termed as internal latchup. On the other hand, external latchup (ex-LU) is said to have 
occurred if the PNPN is triggered into the low impedance state due to the collection of 
excess carriers from the substrate [2].  
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 Standardized I-tests described in the JEDEC latchup test standard, JESD78B, are 
relevant to external latchup [1]. Positive (negative) I-tests correspond to positive 
(negative) current injected at the signal pins. The test is performed while the chip is 
powered on and the injected current is the trigger source. Current drawn through each 
power supply is monitored and if any power supply shows an appreciable increase in 
current after the trigger source is removed, then latchup is said to have occurred. The 
trigger current (Itrig) is the smallest value of injected current that causes latchup. The 
current source used for the standardized I-tests have a slow rise-time (5μs-5ms) and long 
pulse-width (10μs-1s) and this is therefore termed as static testing. However, under real-
world conditions, external latchup is triggered by current injection at a signal pin, 
resulting from cable discharges [3],[4] or other power-on ESD events. These disturbances 
are quite transient; e.g., a cable discharge event might last just 10s or 100s of 
nanoseconds [5],[6]. This has motivated previous investigations of transient external 
latchup [3],[4],[7],[8],[9].  
 Previous works on ex-LU show that the trigger current depends on the circuit 
layout; specifically, it depends on the spacing between the aggressor and the PNPN 
victim, denoted as dvictim, and on the orientation of the victim with respect to the 
aggressor, denoted as ovictim [4],[7],[10]. However, these previous works did not 
investigate how the transient properties of external latchup vary with layout. This work 
investigates and models the many ways in which layout affects the time scale on which 
non-steady-state behavior is observed. In addition to dvictim and ovictim, the effect of victim 
topology is considered. Figure 1.2 shows the layout of the test structures used in 
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[3],[4],[7],[8],[10]; such test structures are commonly used to characterize latchup. Note 
that the four diffusion stripes defining the victim PNPN are all co-linear. This does not 
represent the topology of a parasitic PNPN in a typical CMOS chip. Figure 1.3(a) shows 
a standard cell based layout. Figure 1.3(b) shows a PNPN test structure laid out using the 
standard cell style. 
1.2 Substrate noise coupling 
 Substrate noise coupling is a problem faced while designing modern mixed signal 
ICs with digital and analog circuits on the same die. The digital circuits, which are 
constantly switching, inject into the substrate undesired noise that gets coupled to the 
noise-sensitive analog circuits due to the conductive nature of the substrate. 
 The use of guard rings is a popular noise isolation technique to reduce the amount 
of noise coupled to the analog circuits. In this work, various guard ring topologies are 
investigated and their effectiveness is compared. Emphasis is placed on the area 
efficiency of the different guard ring designs. Furthermore, using the fully characterized 
aggressor, victim and guard ring system, the effects of the aggressor and victim 
impedance on the noise isolation and guard ring placement are analyzed. 
1.3 Thesis organization 
 In Chapter 2, transient external latchup measurement results are presented and 
discussed. Chapter 3 focuses on modeling the effects of dvictim and ovictim on the transient 
properties of external latchup. The effects of PNPN layout on latchup susceptibility are 
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investigated in Chapter 4. In Chapter 5 substrate noise coupling is discussed and the 
effectiveness of different guard ring topologies is compared. Finally, conclusions are 
drawn and future work is suggested in Chapter 6. 
1.4 Figures 
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Figure 1.1: Cross-section of a CMOS inverter showing the parasitic BJTs that form the 
PNPN between the power supply and the ground rail. A P-type substrate is assumed. 
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Figure 1.2: Layout view of test structure used to study negative ex-LU. Aggressor is 
surrounded by an N-well guard ring (NGR). A P-type substrate is used. 
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Figure 1.3: (a) Example standard cell layout [11]. (b) Parasitic PNPN in a standard cell 
type layout. 
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CHAPTER 2: TRANSIENT EXTERNAL LATCHUP 
MEASUREMENT RESULTS AND DISCUSSION 
2.1 Experimental setup 
 The experimental setup is illustrated in Figure 2.1. A high power pulse generator 
is used to generate pulses with variable amplitude and pulse-width (TPW). The rise time 
filter is used to fix the rise time (tr) to 10ns unless otherwise specified. The pulse 
generator has an output impedance of 50Ω and a 50Ω matching network is used to 
facilitate current measurement; the voltage drop across Rs (Figure 2.1) is measured and 
the injected current (Iinj) is calculated. The pulse is applied to the signal pad of the test 
structure (I/O) and the current through the victim (IDD) is monitored. Before latchup is 
triggered, the victim, i.e. PNPN, is in a high impedance state (IDD<1nA). Latchup is said 
to have been triggered if IDD exceeds 10mA once the trigger source has been removed. 
Even though the trigger current Itrig would be positive for the positive I-test and negative 
for the negative I-test, in this work only the magnitude of the Itrig will be reported. 
 Itrig is only a weakly decreasing function of VDD [12]; moreover, latchup cannot be 
sustained for VDD<1.1V, hence unless otherwise specified, the supply voltage VDD is 
fixed to 1.5V. 
2.2 Test structure design 
 Test structures were specifically designed to study transient ex-LU in a 130nm 
CMOS technology. To eliminate the parasitics associated with long jumper wires and 
multiple probes, a common problem for die level testing, care was taken to make most of 
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the connections on chip and to minimize the number of contact pads per test structure. 
Furthermore, the contact pad layout was made compatible for the use of RF probes. Test 
structures were fabricated to study both negative and positive I-tests. For the test 
structures used to study the negative I-tests, the number of contact pads required per test 
structure was minimized by connecting all the terminals that were to be biased at VSS to a 
single contact pad (Figure 2.2). The n
+
 in NW2 and p
+
 in NW2 were also connected to a 
single contact pad. A total of five contact pads were required per test structure. 
Previously it was reported that during the positive I-tests, the inductance of the cable that 
connects the power supply to the test structure degraded the injected current waveform 
[12]. This was due to the fact that the power supply and the cable that connects the power 
supply to the test structure were present in the return path of the current injected at the 
I/O pad. The setup used in [12] is shown in Figure 2.3(a). In order to avoid the problem 
previously faced, the test setup was modified and the number of contact pads per test 
structure was minimized. In the modified test setup (Figure 2.3(b)) the N-wells are biased 
at VSS and the P-wells are biased at -VDD, and here the power supply is no longer present 
in the return path of the injected current, resulting in a much shorter return path, which in 
turn results in a much improved injected current waveform (Figure 2.4) when compared 
to the current waveform in [12]. The guard ring and all the other terminals that were to be 
biased at -VDD were connected to a single pad. Separate test structures were included with 
the guard ring unbiased to study the effect of the guard ring. It should be noted that in 
both the experimental setups (Figure 2.3 (a) and (b)) the potential difference between the 
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N-wells and the P-wells is VDD; the modified experimental setup used in this work only 
helps in shortening the return path of the injected current at the I/O pad. 
 To study orientation effects  test structures with three different victim orientations 
0  90 and 180 were fa ricated (Figure 2.5 and Figure 2.6). To study the effects of 
aggressor to victim distance (dvictim) for the negative I-tests, test structures with different 
dvictim were fabricated. Apart from the traditional aggressors (N-well and P-well ESD 
diodes), an additional type of aggressor was also fabricated in which the I/O pad was 
directly connected to an N-well (Figure 2.7). In this case the entire N-well/P-well 
junction gets forward biased, injecting minority carriers into the substrate which trigger 
latchup (similar to negative I-test case). 
 During negative (positive) I-tests, minority (majority)  carriers are injected into 
the substrate; traditionally to reduce latchup susceptibility, the P-well (N-well) aggressor 
is surrounded by an N-well guard ring or NGR (P-well guard ring or PGR) which help in 
collecting a portion of the electrons (holes) injected into the substrate before they reach 
the victim. In this work, an NGR is denoted as active if it is connected to VDD and an 
active PGR is connected to VSS. Inactive guard rings are left floating. An inactive guard 
ring is virtually identical to having no guard ring at all since an inactive NGR does not 
block minority carriers and an inactive PGR does not block majority carriers [12]. 
2.3 Negative I-test 
 To study the effect of pulse-width on trigger current, the TPW is varied and the Itrig 
for different TPW is recorded. As previously reported [3],[4],[7],[8],[9], the Itrig for 
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negative I-tests increases as the pulse-width is decreased (Figure 2.8). This is the first 
study in which test structures with different dvictim were available to study transient       
ex-LU, and Figure 2.8 compares the Itrig for the structures with three different dvictim as the 
pulse-width is varied. Measurement results are presented with the NGR active (Figure 
2.8) and with the NGR inactive (Figure 2.9). It can be observed that as dvictim is reduced, 
the pulse-width at which transient effects become significant also decreases. Furthermore, 
activation of the NGR increases the „DC‟ value of Itrig as expected; moreover the 
dependence of Itrig on TPW also changes. The reason for these two phenomena will be 
explained in Chapter 3. 
 In Figure 2.10 the effect of orientation is illustrated. Even though the test 
structures with ovictim of 90 and 180 have the same dN-well, the dependence of Itrig on TPW 
for the two cases is quite different. dN-well is a function of dvictim and ovictim; specifically: 
 90 180 ,victim N well victimFor o or d d     (2.1) 
 0 ,victim N well victim TAPFor o d d d     (2.2) 
One might expect Itrig(TPW) to be only a function of dN-well, as this should determine the 
base width of Q1 (Figure 2.5), which in turn should govern the transient characteristics of 
Q1, but as explained in Chapter 3, dN-well alone does not determine the dependence of Itrig 
on TPW; it has been hypothesized that the minority carrier current flow path has a 
significant influence on the transient characteristics. 
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 The test structure with ovictim=0 (Figure 2.5(a)) could not be triggered into latchup 
during the negative I-test. As shown in [13], collection efficiency falls exponentially as 
the distance between the aggressor and the N-well of the detector (dN-well) is increased. 
For ovictim 0 , the NW2 is an additional dTAP (40μm) distance away from the aggressor 
when compared to the ovictim 180 (Figure 2.5(a) and Figure 2.5(b)) and hence the 
collection efficiency for ovictim 0 would  e significantly smaller when compared to 
ovictim 180 . In this technology (1-2 Ω-cm substrate resistivity), the collection efficiency 
for ovictim 0 had a very small value which resulted in Itrig above the current limit of the 
experimental setup. 
 As previously observed [8], rise time did not have a significant impact on Itrig 
(Figure 2.11). Reducing the rise time would increase the displacement current; however, 
since displacement current is a majority carrier current and since during negative I-tests 
latchup is triggered by minority carriers, the observed trend is as expected. 
2.4 Positive I-test 
 In this study, during the positive I-test, no significant change in the Itrig was 
observed as the TPW was varied from 100ns to 1ms (Figure 2.12). This was observed with 
test structures with all 3 victim orientations (constant dvictim 4μm). As explained in [8] 
the pulse-width dependence of Itrig is governed by the base width of Q2 (Figure 2.6(a)). 
The base width for Q2 is determined by the N-well depth. Q1‟s  ase width (Figure 2.5(a)) 
on the other hand is determined by dN-well. Hence, since Q2 has a much shorter base than 
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Q1, the pulse-width dependence of negative Itrig would be more pronounced than that of 
positive Itrig. 
 As rise time was varied, no significant change in Itrig was observed with the PGR 
inactive; however, with the PGR active, a small decrease in Itrig was observed as the rise 
time was decreased (Figure 2.13). Displacement current increases as rise time is reduced 
and since displacement current is a majority carrier current, it would aid in triggering 
latchup as majority carriers trigger latchup during positive I-tests. With the PGR active, 
the Itrig is roughly 30 times larger when compared to the case with the PGR inactive. This 
larger trigger current would translate to a larger voltage applied across the PN junction of 
the aggressor, which would in turn result in a larger displacement current. With the PGR 
inactive, the Itrig is small (~10mA) and the voltage across the diode would be relatively 
small, resulting in an insignificant displacement current. Hence the effect of rise time on 
Itrig is observed only in the case with the PGR active. 
2.5 N-well aggressor 
 With an N-well aggressor (Figure 2.7), the I/O pad directly connects to the N-well 
and when pulsed, the entire N-well/P-well junction gets forward biased, injecting 
minority carriers into the substrate. The dependence of Itrig on TPW is plotted in Figure 
2.14. It can be observed that the Itrig does not have a very strong dependence on TPW. For 
the same dvictim (12μm), with a P-well ESD diode as the aggressor, Itrig shows a strong 
dependence on TPW for TPW  elow ~1μs (Figure 2.8); however, this is not observed with 
the N-well aggressor. The transient properties of Q1 would be dominated by its base 
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width, and since in both the cases the base width is expected to be the same, one would 
not expect a change in the transient properties of ex-LU. However, due to the test 
structure design, with an N-well aggressor, it was hypothesized that ex-LU was not 
triggered in the conventional manner and a new triggering mechanism is proposed to 
explain the transient characteristics. 
 Minority carriers are injected into the substrate by applying a negative pulse on 
the I/O pad to forward bias the NW1/substrate PN junction. For ovictim 180  the substrate 
contact closest to NW1 is the p
+
 diffusion in PW2 (Figure 2.7(a)), which is 92μm from 
NW1. Hence RSUB would have a large value. Most of the current injected by NW1 will 
have to flow through RSUB before it is collected by the substrate tap; therefore, to inject 
more and more current, a large negative voltage needs to be applied on the I/O pad. Most 
of the voltage applied on NW1 will drop across RSUB, and ~0.7V will drop across the 
NW1/substrate PN junction. Due to this, the substrate potential near NW2 will be 
significantly lowered. NW2 is biased at VDD (1.5V). It was found that due to the lowering 
of the substrate potential in the vicinity of NW2, the reverse bias across the 
NW2/substrate PN junction would be large enough to break down this PN junction. Once 
the NW2/substrate junction breaks down, latchup would be triggered at the victim. This 
breakdown mechanism would not be significantly affected by the change in pulse-width 
and hence Itrig does not change significantly as the pulse width is reduced. With ovictim 90 
(Figure 2.7(b)), RSUB has a smaller value and hence a larger Itrig is observed (Figure 2.14). 
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Figure 2.1: Experimental setup. Iinj is the injected current. A P-well diode aggressor is 
illustrated; in this case, negative pulses would be applied and Iinj is negative. 
VDD=VDDIO=1.5V. 130nm CMOS. rsub=1-2 Ω-cm. 
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Figure 2.2: (a) Negative I-test experimental setup. (b) Corresponding contact pad layout. 
Two VSS pads (which are shorted on chip) are present to make the contact pad layout 
compatible for the use of RF probes. 
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Figure 2.3: (a) Experimental setup used for positive I-test in [12]. A jumper is used to 
connect the shield of the pulse generator and power supply probes. (b) Modified 
experimental setup for positive I-test used in this work. No jumpers are required if an RF 
probe is used. (c) Corresponding contact pad layout. Two VSS contact pads (which are 
shorted on chip) are present to make the pad layout compatible for the use of RF probes. 
Separate test structures were included with the guard ring unbiased. 
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Figure 2.4: The injection current as a function of time during a transient positive I-test. 
The kink observed on the rising edge is artificial and is not a result of the parasitics in the 
test setup. The reason for the kink has been explained in [14]. 
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Figure 2.5: Cross-section and layout views of test structures used for negative I-tests. 
Each test structure consists of a victim (PNPN) and an aggressor (P-well ESD diode) with 
2 fingers (only one shown). Three different victim orientations are illustrated: (a) Cross-
section of 0 victim orientation with the P-well of the victim (PW2) closer to the aggressor. 
( ) Cross-section of 180 victim orientation with the N-well of the victim (NW2) closer the 
aggressor. (c) Layout view of the 180 victim orientation. (d) Layout view of the 90 victim 
orientation with both PW2 and NW2 adjacent to the aggressor. 
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Figure 2.6: Cross-section and layout views of test structures used for positive I-tests. 
Each test structure consists of a victim (PNPN) and an aggressor (N-well ESD diode) 
with 2 fingers (only one shown). Three different victim orientations are illustrated: (a) 
Cross-section of 0 victim orientation with the P-well of the victim (PW2) closer to the 
aggressor. ( ) Cross-section of 180 victim orientation with the N-well of the victim 
(NW2) closer the aggressor. (c) Layout view of the 180 victim orientation. (d) Layout 
view of the 90 victim orientation with PW2 and NW2 of the victim adjacent to the 
aggressor. 
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Figure 2.7: Test structures used to study N-well aggressors. The aggressor consists of the 
I/O pad directly connected to the n
+
 fingers in the N-well (only one of 2 fingers shown). 
Two different victim orientations illustrated. (a) Cross-section of 180 orientation with the 
N-well of the victim (NW2) closer the aggressor. ( ) Layout view of the 90 victim 
orientation with PW2 and NW2 of the victim adjacent to the aggressor. 
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Figure 2.8: Itrig vs. TPW. Negative ex-LU. ovictim 90 (Figure 2.5(d)).When dvictim 22μm  
Itrig is near the current limit of the experimental setup. The experiment is repeated with 
the NGR unbiased (see Figure 2.9) so that the variation of Itrig with TPW can be observed 
more precisely. 
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Figure 2.9: Itrig vs. TPW. Negative ex-LU. ovictim 90 . NGR inactive. 
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Figure 2.10: Negative ex-LU. Influence of orientation on Itrig(TPW). Both test structures 
have dvictim=dN-well 4μm.  For ovictim 0 , Itrig was beyond the current limit of the 
experimental setup. 
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Figure 2.11: Itrig vs. Rise time for negative I-test. ovictim 90   dvictim 12μm. TPW=200ns. 
 
0
50
100
150
200
250
300
350
400
450
0.1 1 10 100 1000
T
ri
g
g
e
r 
c
u
rr
e
n
t 
(m
A
)
Pulse width (ms)
0 deg. PGR Inactive 0 deg. PGR Active
90 deg. PGR Inactive 90 deg. PGR Active
180 deg. PGR Inactive 180 deg. PGR Active
 
 
Figure 2.12: Itrig vs. TPW for positive I-test for three different orientations. All 3 structures 
have dvictim 4μm. 
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Figure 2.13: Itrig vs. rise time for positive I-test. ovictim 90   dvictim 4μm. TPW=200ns. 
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Figure 2.14: Itrig vs. TPW for test structures with N-well aggressors. Both structures have 
dvictim 12μm. 
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CHAPTER 3: MODELING TRANSIENT EXTERNAL 
LATCHUP  
3.1 Single pole model for collection efficiency (α) 
 In [3] and [12] it was shown that a single pole model for collection efficiency can 
be used to model the effects of pulse-width on trigger current. Until now, the single pole 
model has been used as a fitting expression for the measurement data. However, in this 
work, using a circuit level model for Q1, the single pole model has been derived. As 
described in [10], the Itrig during the negative I-test can be expressed as follows: 
 
0
crit
NW
trig
I
I 

 (3.1) 
Latchup is triggered if the current collected by NW2 (Figure 2.5) exceeds the critical 
value crit
NWI . α0 is the common-base current gain of Q1 and is also referred to as the 
collection efficiency of NW2. As explained in [8], the pulse-width dependence of Itrig 
during the negative I-test is attributed to the bandwidth limitations of transistor Q1. In 
order to derive the pulse-width dependence of α  let us consider the circuit level model 
for Q1 in Figure 3.1(b): 
 0,B C B C DQ I I I    (3.2) 
 
0
B D
B
dQ dI
I
dt dt
      (3.3) 
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In the Laplace domain, equation (3.4) transforms to: 
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 (3.5) 
From the expression for βeff(s)  the following expression for αeff(s) can be derived:  
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 (3.6) 
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 (3.7) 
QB is the charge stored in the  ase  τB is the  ase transit time  β0 is the DC common-
emitter current gain and α0 is the DC common-base current gain. From the single pole 
model of αeff in equation (3.6), it can be observed that the pole frequency is f3dB, which 
can  e expressed in terms of α0 and τB as shown in equation (3.7). 
 In the time domain, equation (3.6) transforms to: 
    320 1 dBf teff t e      (3.8) 
Su stituting the expression for αeff in equation (3.1) we get: 
  
   3 32 20 1 1dB PW dB PW
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  
 (3.9) 
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Equation (3.9) models the pulse-width dependence of Itrig. In Figure 3.2 the model is 
compared to the measurement data and a good fit is observed.  
3.2 Modeling base transit time 
 In Figure 3.3 the variation of f3dB with dvictim and the effect of the NGR being 
active or inactive are illustrated. It can be observed that f3dB decreases as a function of 
dvictim; moreover, for a small dvictim (4μm)  with the NGR active  the f3dB decreases but for 
larger dvictim, the presence or absence of the NGR does not affect f3dB significantly. 
 To explain the trend observed, the variation of f3dB with dvictim should be 
understood. From equation (3.7) it can be observed that f3dB is inversely proportional to 
α0 and the  ase transit time (τB) of transistor Q1. In this work, α0 was modeled as a 
function of dN-well. The procedure for modeling α0 as a function of dN-well is described in 
[15].  The carrier diffusion length Ln, which is a parameter required to model α0 [15], was 
extracted from the measurement data obtained from test structures with three different 
dvictim with the same ovictim 90 . The relation between dN-well and dvictim was given in 
section 2.3.  
 Now  the variation of τB with dvictim should be analyzed. As shown in [16], a 
simple model relating τB and base width of Q1 (WB) is as follows: 
 
2
B BK W    (3.10) 
K depends on the diffusion coefficient and the base doping profile. In this work, K is 
treated as a fitting parameter and has been extracted from the measurement data.  
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 In Figure 3.4 the model for τB (3.10) is plotted along with the measurement data. 
From the measured values of f3dB and α0 and using equation (3.7), the measurement data 
for τB can be calculated. Measurement data was obtained from 3 structures, each with a 
different dvictim (4μm  12μm  22μm). In order to understand the trend observed in the 
variation of τB with the NGR active and inactive, the effect of the NGR on WB should be 
first analyzed. As explained previously [8], when the NGR is inactive (Figure 3.5(a)), it 
does not block the flow of minority carriers and the effective distance the minority 
carriers have to travel in the base (substrate) is smaller (WB≈dN-well) than in the case when 
the NGR is active (Figure 3.5(b)), in which case, as illustrated, the minority carriers 
should bypass the NGR to reach the victim‟s N-well. The increase in the distance 
travelled by the minority carriers when the NGR is active would translate to an increase 
in effective base width by roughly twice the well depth (WB≈dN-well+2dWell). In this 
technology, with the NGR active, the effective base width of Q1 increased roughly by 
1.7μm (dWell≈0.85μm). 
3.3 Variation of f3dB with WB 
 With the  ehavior of α0 and τB understood, the variation of f3dB with WB can be 
plotted using equation (3.7).  From Figure 3.6, it can be seen that f3dB decreases rapidly 
initially, and then for larger base widths it tends to saturate. Intuitively this trend can be 
understood by studying the variation of charge stored in the base as WB is increased. The 
amount of charge stored in the base would influence the bandwidth or f3dB of the 
transistor (since stored charge directly influences the diffusion capacitance), and by 
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understanding how the charge stored in the base varies with WB, the variation of f3dB with 
WB can be justified. By integrating the expression for base minority charge distribution in 
[17], an expression for charge stored in the base can be obtained: 
 
0 ( 2) tanh
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BKT
B b n
n
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Q n e L
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 
   
 
 (3.11) 
VBE is the base emitter bias, nb0 is the thermal equilibrium minority carrier concentration 
in the base and Ln is the minority carrier diffusion length. Equation (3.11) has been 
normalized and plotted in Figure 3.7. It can be observed that QB rapidly increases for 
small WB (<2Ln) and then saturates for large WB. As QB increases, the diffusion 
capacitance would increase and the f3dB bandwidth of the transistor should decrease, and 
when QB saturates for larger WB, f3dB should follow the same trend and saturate. As 
illustrated in Figure 3.6, this expected trend is observed for f3dB. 
 It should be noted that equation (3.11) is an accurate representation of the 
dependence of QB on WB. On the other hand, for modeling purposes, in this work QB is 
approximated to the expression in equation (3.2). Equation (3.2) is valid only for 
relatively small WB (less than ~3Ln). For large WB, Q1 would no longer behave as a BJT 
and equation (3.2) would not be valid. However, for large WB (i.e. large dvictim) the 
collected current by the victim would be very small and external latchup susceptibility 
would be extremely small. Hence the model for QB presented in this work would be 
sufficient to model the transient properties of external latchup. 
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3.4 Effect of NGR on f3dB 
 From the trend observed for the variation of f3dB with WB, the effect of NGR on 
f3dB can  e justified. The structure with a 90 victim orientation and dvictim 4μm has an f3dB 
of 1450 kHz and 850 kHz with the NGR inactive and active respectively (Figure 3.3). 
When the NGR is active, the effective base width is increased by 2dWell (1.7μm) as 
explained previously; now from Figure 3.6 it can be observed that around WB=4µm, f3dB 
is still decreasing with increase in WB and has not yet saturated. Hence in this case, a 
significant change in f3dB is observed with the NGR active, since with the NGR active, 
WB would increase  y 1.7μm  which would translate to a decrease in f3dB. On the other 
hand, for the structures with dvictim 12μm  22μm  even though an active NGR increases 
the effective base width by 2dWell (1.7μm)  the f3dB does not change significantly (Figure 
3.3) since from Figure 3.6 it can be seen that beyond WB 10μm  f3dB is no longer very 
sensitive to small changes in base width.  
3.5 Effect of orientation on f3dB 
 The effect of orientation on transient ex-LU during negative I-test was illustrated 
in Figure 2.10. For a fixed value of dvictim (4μm), the test structure with ovictim=90 has an 
f3dB of 850 kHz; on the other hand, the test structure with ovictim=180 has an f3dB of 190 
kHz which is significantly smaller. In the latter case, since the f3dB is considerably 
smaller, this indicates that even though the distance of the N-well from the aggressor is 
the same for both the orientations, the effective base width of Q1 is larger for the 180 
victim orientation when compared to the 90 victim orientation. For ovictim 90                
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WB ≈ dN-well ≈ dvictim since the minority carrier current that travels only a distance of dN-well 
before being collected by NW2 (see the dotted arrows in Figure 3.8(b)) will help forward 
bias the p
+
/NW2 junction and trigger latchup. From the illustration in Figure 3.8(a) it can 
be seen that as explained in [8], for ovictim 180  not all the minority carrier current that is 
collected by the victim aids in triggering latchup. As shown, the portion of the current 
which triggers latchup travels a longer distance through the substrate for this victim 
orientation, and hence Q1 will have a larger effective base width when compared to the 
ovictim 90 . It was estimated that for the test structure with dvictim   4μm, the effective base 
width (WB) for ovictim=180 should  e close to 20μm. It was found that, for ovictim 180 , WB 
can be approximated to be equal to dvictim+dTAP/2. For ovictim 0  WB can be approximated 
to be equal to dN-well = dvictim+dTAP and f3dB is expected to be small.  
3.6 Effect of temperature on f3dB 
 In Figure 3.9 the dependence of Itrig on TPW has been plotted for two different 
temperatures. It can be observed that, as explained in [12], Itrig is smaller at the higher 
temperature. Moreover, it was found that there was no significant change in f3dB when the 
temperature was changed.  
3.7 Negative I-test transient ex-LU circuit simulation 
 In [10] a circuit level model to simulate negative I-tests has been described and 
parameter extraction procedures for the different components for a DC simulation were 
explained. In order to include the transient effects, base transit time for Q1, which has 
been modeled in this work, should also  e included. Once τB is included in the circuit 
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simulation, the Itrig vs. TPW trend observed in the measurement data can be simulated in 
the circuit simulator. In this work Spectre was used to simulate negative I-test transient 
ex-LU and the circuit schematic used is shown in Figure 3.10. In Figure 3.11, the circuit 
simulation results are plotted along with the measurement data and a good match can be 
observed. 
3.8 Figures 
Cπ β0*ID
IB IC
Iπ ID
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IC
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Q1
(a)
(b)
 
 
Figure 3.1: (a) BJT Q1 with collector, base and emitter current labeled. (b) Expressing 
IC β0ID and including Cπ (base charging capacitance). ID represents the current through 
the base-emitter PN junction. 
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Figure 3.2: Itrig vs. TPW for negative I-test, ovictim 90 with dvictim 12μm. Symbols 
represent the measurement data and lines represent the single pole model. With NGR 
inactive f3dB=390 kHz. With NGR active f3dB=380 kHz. 
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Figure 3.3: Variation of f3dB with dvictim for ovcitim 90 . 
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Figure 3.4: Base transit time (τB) vs. base width (WB) for ovictim 90 . Sym ols represent 
the measurement data and lines represent the model. 
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Figure 3.5: Effect of NGR on the minority carrier flux between the aggressor and victim. 
Flux is illustrated using solid lines. Only the current collected by NW2 has been 
illustrated. dWell is the N-well/P-well depth. (a) NGR inactive. (b) NGR active. 
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Figure 3.6: Variation of f3dB with base width (WB). ovictim 90 . 
 
0
0.2
0.4
0.6
0.8
1
0 2 4 6 8 10
N
o
rm
a
li
z
e
d
 Q
b
Wb/Ln
Normalized Qb
B/Ln
 
 
Figure 3.7: Normalized QB vs. WB/Ln. 
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Figure 3.8: (a) ovictim 180 . Minority carrier flux between the aggressor and victim. Only 
the carriers collected by NW2 are illustrated. The solid lines represent the portion of the 
current that lowers the N-well potential in the vicinity of the p
+
 diffusion and thus leads 
to latchup being triggered at the victim. (b) ovictim 90 . Minority carrier flux  etween the 
aggressor and victim is represented by dotted arrows. 
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Figure 3.9: Itrig vs. TPW for negative I-test at 25  C and 100  C. ovictim=90  dvictim 12μm and 
NGR inactive. Single pole model plotted along with measurement data. f3dB=390 kHz at 
both temperatures. 
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Figure 3.10: Negative I-test ex-LU circuit schematic including parasitic components. 
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Figure 3.11: Itrig(TPW) from measurements and circuit simulation. ovictim 90 . 
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CHAPTER 4: STANDARD CELL LAYOUT BASED PNPN 
4.1 Holding voltage 
 Figure 1.2 shows the layout of the test structures used in [3],[4],[7],[8],[10]; such 
test structures are traditionally  used to characterize latchup. Note that the four diffusion 
stripes defining the victim PNPN are all co-linear. In Figure 4.1(b) the current/voltage 
characteristics of the standard cell layout type PNPN (Figure 1.3(b)) are compared with 
those of the traditional PNPN (Figure 1.2). To obtain the I-V curves, the cathode and P-
well are at VSS, N-well is at VDD and the anode current is ramped. Both I-V curves show 
two NDR (negative differential resistance) regions; once the PNPN is triggered, Qn turns 
on and as the current through the PNPN is increased, the current through Qn steadily 
increases and the voltage across the PNPN drops (initial NDR region). Once the current 
through Qn is large enough for the overall loop gain to become larger than unity, the 
PNPN would fully turn on (snap back) to enter its low impedance state.  
 It can be seen that the trigger voltage and trigger current are larger for the 
standard cell layout type PNPN than for the traditional PNPN; this can be attributed to 
the difference in RNW and RPW for the two structures. The traditional PNPN had a slightly 
larger RNW and RPW, which can explain the smaller Vt1 and It1 observed for this case. 
Even though both structures have the same dTAP and dAC, they can have different RNW and 
RPW since these resistors depend on the current flow path during the PNPN turn-on [2]. It 
can be seen from Figure 1.2 that for the PNPN with the traditional layout, the anode and 
cathode are parallel to the N-well/P-well junction; on the other hand, from Figure 1.3(b) 
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it can be observed that for the standard cell layout type PNPN, the anode and cathode are 
not parallel to the N-well/P-well junction. This will result in a different current flow path 
in the parasitic NPN and PNP transistors in the two PNPNs, leading to a difference in the 
measured RNW and RPW. 
 The vital difference between the two I-V curves in Figure 4.1 is that the two 
PNPNs show significantly different holding voltage (Vh) in spite of the fact that both of 
them have the same dTAP and dAC. The standard cell layout type PNPN has a Vh=1.8V 
and the traditional PNPN has a Vh=1.1V. This would indicate that the standard cell layout 
type PNPN would always remain in its high impedance state if the VDD<1.8V; on the 
other hand, for the traditional PNPN, VDD<1.1V would be the condition for it to always 
remain in its high impedance state. In this technology, the VDD for the core domain is 
1.2V and 3.3V for the I/O domain. Hence, the parasitic PNPNs in the core circuitry with 
the standard cell type layout would not be susceptible to latchup (since VDD<Vh); whereas 
the parasitic PNPNs with the traditional layout could latch up (since VDD>Vh).  On the 
other hand, in the I/O domain, parasitic PNPNs with either layout type would be 
susceptible to latchup since VDD>Vh for both the PNPNs.  
4.2 Modeling the change in Vh 
 There are many parameters that affect Vh [2], but it was found that RW1 and RW2 
(Figure 4.1(a)) had the most significant influence on Vh. By changing RW1 and RW2, the 
holding point (Vh, Ih) could be calibrated to match the measurement data. The trigger 
point (Vt1, It1) was calibrated by making sure that RNW and RPW in the simulation matched 
36 
 
the measured values. In Figure 4.2 (single PNPN simulation) it can be seen that the 
trigger and holding points in the simulation match the measurement results; however, it 
can be observed that the Ron for the single PNPN simulation is different when compared 
to the measurement data. 
 To accurately model the change in Vh in the standard cell layout type PNPN, the 
reason for the change in RW1 and RW2 should be first understood so that it can be 
accurately represented in the circuit simulation. For the traditional PNPN (Figure 1.2), it 
can be seen that the anode and cathode are parallel to the N-well/P-well junction, and for 
simulation purposes it can be represented by a single PNPN with a constant dAC. On the 
other hand, from Figure 4.3 it can be seen that for the standard cell layout type PNPN, the 
anode and cathode are not parallel to the N-well/P-well junction. Hence, as we move 
away from the N-well/P-well junction, the dAC increases; therefore, this PNPN structure 
cannot be modeled accurately by a single PNPN, but needs to be modeled by multiple 
PNPNs in parallel, each with a different dAC as illustrated. Clearly PNPN1 would be the 
first to trigger since it has the smallest dAC; this would be followed by the other PNPNs 
triggering. The distributed PNPN circuit schematic has been illustrated in Figure 4.4. 
PNPN1 would govern the trigger and holding point. The trigger point can be calibrated by 
ensuring the correct measured values for RNW and RPW are used. To calibrate the holding 
point it is important to include RW1 and RW2. RW1 (RW2) represents the resistance between 
the base region of Qp (Qn) and the point where the current is collected by Qn (Qp). This 
resistance would depend on the distance between the anode and cathode, dAC, and cross-
sectional area of the anode and cathode.  
37 
 
 It can be seen from Figure 4.3 that in spite of PNPN1 having the same dAC as the 
traditional PNPN layout, the cross-sectional area of the anode and cathode is much 
smaller. The cross-sectional area in this case would be governed by WDIFF (1μm), which 
is much smaller when compared to the cross-sectional area of the anode and cathode in 
the traditional PNPN case, which is governed by LDIFF (20μm) (Figure 1.2). As we move 
away from the N-well/P-well junction, the RW1 and RW2 of the PNPNs would increase 
and the β of the parasitic NPN and PNP transistors which form the PNPNs would 
decrease. In this work, a distributed PNPN was simulated with five PNPN in parallel and 
the simulation results can be seen in Figure 4.2. With a single PNPN, the trigger and 
holding points can be calibrated, but Ron will not match the measured Ron since RW1 and 
RW2 affect not only the holding point, but also Ron. On the other hand, with a distributed 
PNPN structure, the trigger and holding points can be calibrated by calibrating 
parameters of PNPN1, and Ron can be calibrated by adding PNPNs in parallel with 
PNPN1. Once PNPN1 is triggered, it would in turn trigger PNPN2; PNPN2 would trigger 
PNPN3 and so on. As the PNPNs, which are in parallel with each other, are triggered into 
their low impedance state, the overall Ron would reduce and hence Ron can be calibrated 
to match the measured value. 
 It should be noted that for simulating external latchup, it is sufficient to represent 
the standard cell layout type PNPN with a single PNPN, with the trigger and holding 
points calibrated, since Ron of the PNPN does not influence the external latchup trigger 
current. 
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4.3 External latchup characteristics 
 In order to study external latchup with a standard cell layout type victim, test 
structures with four different victim orientations were fabricated. In Figure 4.5 and Figure 
4.6 the test structures used to study positive I-tests and negative I-tests are illustrated, 
respectively. All structures have the same aggressor to victim distance (4μm). The supply 
voltage VDD is fixed to 2.5V. 
4.3.1 Positive I-test 
 In Figure 4.7 the positive I-test DC Itrig for the four orientations has been plotted. 
It can be seen that the orientation of the victim influences latchup susceptibility. As 
explained previously [12], this effect is due to the current flow path of the majority 
carriers in the substrate for the four different victim orientations. If a larger portion of the 
current collected by the P-well of the victim aids in raising the potential near the cathode 
(n
+
 in P-well), then that would result in an increase in latchup susceptibility and lower 
Itrig. Moreover, with the PGR active, Itrig increases, but for the ovictim 90 , external latchup 
could not be triggered with the PGR active. The reason for this can understood from 
Figure 4.5(c); it can be seen that the PGR around the aggressor is adjacent to the cathode 
and hence with the PGR active, the substrate potential around the cathode would be 
pinned to VSS and it would be very hard to raise the potential in the vicinity of the 
cathode to forward bias the n
+
 in PW1 PN junction. Hence with the PGR active, latchup 
could not be triggered for this victim orientation.  
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4.3.2 Negative I-test 
 In Figure 4.8 the negative I-test DC Itrig for the four orientations has been plotted. 
The orientation effect is also observed for the negative I-test. As seen in the figure, the 
Itrig values for ovictim=90 and ovictim=180 indicate unusual behavior. For ovictim=90 in 
Figure 4.6(c), latchup could not be triggered at the victim. As the current through the 
aggressor was increased, the aggressor-victim PNPN formed by PW1, n
+
 in PW1, p
+
 in 
NW2 and NW2 was triggered into its low impedance state. This victim orientation has the 
smallest distance between the n
+
 in PW1 and p
+
 in NW2, making this aggressor-victim 
parasitic PNPN susceptible to being triggered into its low impedance state. Once the 
aggressor-victim PNPN is triggered into its low impedance state, most of the injected 
current flows through this PNPN. The current flowing between n
+
 in PW1 and p
+
 in NW2 
(anode and cathode of the aggressor-victim PNPN) does not result in latchup being 
triggered at the victim. It should be noted that the aggressor-victim parasitic PNPN 
returns to its high impedance state once the trigger source is removed.  
 A similar behavior was observed for ovictim 180 ; but in this case, apart from the 
aggressor-victim PNPN being triggered, the PNPN formed by the victim was also 
triggered. 
 For ovictim 0 and 270 , the n
+
 in PW1 and p
+
 in NW2 are far apart and hence the 
aggressor-victim PNPN is not triggered and external latchup is triggered in the usual 
fashion. 
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 Whether or not the victim PNPN is triggered during the negative I-test would 
depend on the whether or not the victim NPN, Qn (Figure 3.10), turns on. As more and 
more current is injected by the aggressor, a portion of it will flow through RNW and 
eventually the base-emitter junction of Qp would get forward biased. This would turn on 
Qp, which would result in current flowing through Qp‟s collector terminal. A portion of 
this collector current will flow through RPW and the rest through RSUB. If the current 
flowing through RPW is sufficiently large to forward bias the base-emitter PN junction of 
Qn, then latchup will be triggered at the victim. However, if RSUB has a very small value, 
most of Qp‟s collector current will flow through RSUB and there would not be sufficient 
current flowing through RPW to turn on Qn and hence latchup would not be triggered at 
the victim. Therefore the ratio of RSUB to RPW would significantly influence external 
latchup susceptibility. Hence, to simulate external latchup in a circuit simulator using the 
schematic shown in Figure 3.10, apart from using accurate models for Qn, Qp and Q1 and 
accurate values for RNW and RPW, it would be important to use an accurate value for 
RSUB. From Figure 4.6 it can be seen that the p+ in NW2 is at a different distance from the 
aggressor for each of the four different orientations. Therefore RSUB for each victim 
orientation would be different. RPW on the other hand is determined by the tap spacing in 
the PNPN, which is a constant. Hence the ratio of RSUB to RPW would be different for the 
four different orientations, resulting in the difference in external latchup susceptibility. 
4.3.3 Transient external latchup 
 Transient latchup testing on structures with standard cell layout type PNPN victim 
resulted in a trend in the variation of Itrig with TPW similar to that seen with the traditional 
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PNPN victim. From Figure 4.9 it can be seen that for the positive I-test, no significant 
variation in Itrig is observed as TPW is varied, and for the negative I-test, Itrig increases as 
TPW is decreased. The transient ex-LU data shown was obtained using test structures with 
ovictim=0 (Figure 4.5(a) and Figure 4.6(a)).  
 For the measurement data shown for the negative I-test, equation (3.9) in Chapter 
3 was used to model the dependence of Itrig on TPW, and the f3dB for this structure was 
found to be 185 kHz. It can be seen from Figure 4.6(a) that for the 0 victim orientation  
the PW2 is closer to the aggressor and NW2 is farther away from the aggressor. For this 
particular structure, the distance of the NW2 from the aggressor is 24μm. The  ase width 
WB of the NPN transistor Q1 (Figure 3.10) formed by the n
+
 in PW1, PW1 and NW2 
would roughly be equal to the distance of NW2 from the aggressor (WB≈24μm). It can be 
seen from Figure 3.3 that the f3dB (185 kHz) for this structure with the standard cell 
layout type PNPN, corresponds well with the f3dB observed for the structure with Q1 
having a similar WB, i.e. 22μm   ut with the victim having a traditional PNPN layout. 
Hence, the same modeling technique described in the previous sections to model transient 
ex-LU for structures with PNPNs having a traditional layout can be used to model 
transient ex-LU for structures with PNPNs having a standard cell type layout. 
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4.4 Figures 
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Figure 4.1: (a) Illustration of the test performed to obtain the current/voltage 
characteristics of the two PNPNs. ( ) Measurement data. The “traditional PNPN” layout 
is illustrated in Fig. 1. VDD=2.5V, VSS=0V. 
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Figure 4.2: Simulation vs. measurements for a standard cell layout styled PNPN. 
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Figure 4.3: Standard cell styled PNPN, with illustration of how anode to cathode spacing 
(dAC) varies across the stripe width LDIFF. This suggests the device be modeled as a 
distributed PNPN. 
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Figure 4.4: Schematic of the distributed PNPN used to simulate the behavior of the 
standard cell styled PNPN. 
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Figure 4.5: Layout view of test structures used for positive I-tests. Each test structure 
consists of a victim (standard cell layout type PNPN) and an aggressor (N-well ESD 
diode) with a constant distance between aggressor and victim (4μm). Four different 
victim orientations are illustrated: (a) ovictim 0 with the P-well of the victim closer to the 
aggressor. (b) ovictim 180 with the N-well of the victim closer the aggressor. (c) ovictim 90 
with the anode and cathode of victim closer to the aggressor. (d) ovictim 270 with the N-
well and P-well contacts of victim closer to the aggressor. 
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Figure 4.6: Layout view of test structures used for negative I-tests. Each test structure 
consists of a victim (standard cell layout type PNPN) and an aggressor (P-well ESD 
diode) with a constant distance between aggressor and victim (4μm). Four different 
orientations are illustrated: (a) ovictim  0 with the P-well of the victim closer to the 
aggressor. (b) ovictim 180 with the N-well of the victim closer the aggressor. (c) ovictim  90 
with the anode and cathode of victim closer to the aggressor. (d) ovictim 270 with the N-
well and P-well contacts of victim closer to the aggressor. 
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Figure 4.7: Positive I-test DC Itrig for 4 victim orientations (standard cell layout type 
PNPN). Black bars represent Itrig with PGR inactive and grey bars represent Itrig with PGR 
active. 
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Figure 4.8: Negative I-test DC Itrig for 4 victim orientations (standard cell layout type 
PNPN). Black bars represent Itrig with NGR inactive and grey bars represent Itrig with 
NGR active. 
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Figure 4.9: Itrig vs. TPW for a standard cell layout styled victim. ovictim=0 . 
VDD=VDDIO=2.5V. Guard rings inactive. 
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CHAPTER 5: SUBSTRATE NOISE COUPLING  
 In modern mixed-signal ICs, limiting the noise coupling from the digital to the 
analog circuits is important. The semiconductor substrate shared by the analog and digital 
circuits is one of the important media through which noise is coupled [18]. The noise 
generated by the digital circuits, which are constantly switching, spreads through the 
substrate and causes substrate potential variations in the vicinity of sensitive analog 
devices. The coupled noise is typically weak, but it can degrade the performance of 
sensitive low noise amplifiers, local oscillators, etc. Many noise isolation strategies have 
been reported [18]-[20] and the use of guard rings is one of the most commonly used 
method to reduce noise coupling. 
 When comparing different guard ring topologies, previous studies have not 
ensured that the total Si area allocated for the guard rings was constant [19]-[21]. The 
push for lower cost, smaller size, and more features forces designers to minimize the area 
consumed by the SOCs. Since guard rings could consume a significant amount of Si area, 
it is important to study the area efficiency of different guard ring topologies. In this work, 
the area consumed by the different guard ring designs is held constant and their 
effectiveness is compared. 
5.1 Area efficiency of guard rings 
 In this study, several different guard ring topologies have been compared. Each 
test structure consisted of two substrate contacts, each measuring 10μm x 10μm, which 
are 60μm apart (center to center). The second port is surrounded by the guard ring or 
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Table 1: Guard ring topologies 
 
Case Guard Ring 1 Guard Ring 2 
1 PGR (12μm) 
2 PGR (2μm) NGR (10μm) 
3 PGR (10μm) NGR (2μm) 
4 PGR (2μm) P-well  lock (10μm) 
5 PGR (2μm) Deep N-well (10μm) 
 
combination of two guard rings. The test structure layout is illustrated in Figure 5.1. The 
sum of the widths of guard ring 1 and guard ring 2 is fixed to 12μm. The different guard 
ring topologies compared in this study are listed in Table 1. In the table, PGR stands for 
P-well guard ring and NGR stands for N-well guard ring. P-well block refers to blocking 
the P-well dopants resulting in a region of high resistivity, assuming a high resistance 
substrate has been used. The cross-section of case 5 is illustrated in Figure 5.2. Apart 
from these five topologies, two other test structures were included. One was used as a 
reference case, with no guard rings around either the aggressor or the victim. The other 
test structure consisted of a PGR around both the aggressor and the victim, each with a 
width of 2μm (Figure 5.3). 
 Two GSG probes, one at the aggressor and one at the victim, are used to take the 
measurements and the PGRs are connected to the ground potential on chip. The NGR and 
the deep N-well are biased at VDD (1.5V) using an additional probe. Using a network 
analyzer, the S-parameters for each of the test structure were measured. S21 (forward 
voltage gain) is plotted in Figure 5.4. Port 1 is the aggressor and Port 2 is the victim. It 
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would be desirable to have a very small S21, which would indicate a good level of noise 
isolation. It should be noted that for all the cases, the S21 plotted in dB has a negative 
value.  
 As expected, the reference case, with no guard rings, has the largest value of S21 
indicating poor noise isolation. It can also be observed that the case with the PGR around 
both the aggressor and the victim has the lowest value of S21, indicating very good noise 
isolation between the two ports. It should be noted that even though, in this case, there is 
a guard ring around both the aggressor and the victim  they are each just 2μm wide. On 
the other hand, in all the other cases, with the guard rings around the victim alone, the 
total width of the guard ring is 12μm  which is significantly larger  even in terms of total 
area consumed. Hence the case with the PGR (2μm) around  oth the aggressor and the 
victim was found to be the most area efficient guard ring topology. The reason for this 
can be explained by understanding how PGRs improve noise isolation. PGRs reduce 
substrate noise coupling by presenting a low impedance path to ground, to the substrate 
current. Depending on the width of the PGR, a portion of the substrate current is 
collected by it. If the PGR is around the aggressor, it reduces the substrate noise coupling 
by collecting a portion of the substrate current injected by the aggressor. On the other 
hand, if the PGR is around the victim, it improves noise isolation by maintaining the 
substrate potential in the vicinity of the victim close to VSSA (analog ground rail potential) 
by acting as a sink for the substrate current. One would expect the noise isolation to 
improve linearly with the width of the PGR; however, as shown in [22], the noise 
isolation improves as a logarithm of the width. Hence, beyond a certain width, it is no 
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longer beneficial to increase the width of the PGR in order to improve noise isolation. 
However, by having PGRs around the aggressor and the victim, the amount of injected 
substrate current is reduced by the PGR around the aggressor, and the PGR around the 
victim collects a portion of any remaining substrate current, hence resulting in the best 
level of noise isolation when compared to the other guard ring topologies.  
 Of the five cases listed in Table 1, it can observed that the case with P-well block 
(10μm) surrounding the PGR (2μm) provides the least noise isolation. The other four 
cases are plotted separately in Figure 5.5. From Figure 5.5 it can be seen that around 1 
GHz, the S21 for the structures with the NGRs and deep N-well guard rings show distinct 
peaks in the S21 vs. frequency plots. This is similar to the phenomenon observed during 
LC resonance. It was found that the probe used to bias the NGR and deep N-well had an 
inductance LP of around 2nH which resonated with N-well (deep N-well) to substrate 
junction capacitance (CNW) at around 1 GHz (see Figure 5.6). Beyond the resonant 
frequency, the impedance of the inductance of the probe would dominate and the N-well 
(deep N-well) would no longer be at AC ground.  
 NGRs are capacitively coupled to the substrate; the N-well to substrate junction 
capacitance (CNW) would typically be in the range of hundreds of femtofarads, which 
would translate to a relatively large series impedance, especially at lower frequencies. 
Hence NGRs are not expected to be very effective as a current sink for substrate noise at 
low frequencies. However, as explained in [23], NGRs help in reducing the substrate 
noise coupling by blocking the flow of majority carriers and forcing it through the 
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relatively high-resistance bulk. As described earlier, in the experiments presented in this 
work, the NGR were not be maintained at AC ground over the entire frequency range due 
to the inductance of the additional probe used to bias the NGR; however, this is not 
expected to make a difference at lower frequencies since NGRs are not likely to be 
sinking substrate current. However, it is probable that at higher frequencies, an 
improvement in noise isolation could be achieved if the NGRs were to be maintained at 
AC ground. Moreover, the distinct peaks in the S21 vs. frequency plots observed for the 
structures with the NGRs and deep N-well guard rings would not result if the NGRs and 
deep N-wells were maintained at AC ground in the entire frequency range. 
 Of the four cases presented in Figure 5.5, it can be seen that the case with the 
wide PGR surrounded  y a narrow NGR (PGR(10μm), NGR(2μm)) provides the best 
noise isolation, even better than the case with a single PGR with a width of 12μm. This 
can be attributed to the fact that the narrow NGR, which is the outer guard ring, blocks 
the flow of the substrate current near the die surface, forcing it to flow through the high-
resistance bulk. On the other hand, the wide inner PGR presents a low impedance path to 
AC ground, acting as an effective current sink for the substrate current. 
5.2 Modeling substrate noise coupling 
 Good models of the substrate exist and these may be used to simulate noise 
coupling through the chip substrate [18]. However, full chip simulation would be 
required if all the substrate current collectors in the layout are represented, which is 
computationally infeasible. Practical guidelines are needed for minimizing the size of the 
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netlist to be simulated. In particular, it is worthwhile to investigate whether it would be 
sufficient to model only the noise aggressor, victim and the guard ring around the victim, 
analogous to what is done for latchup simulations. Two additional test structures 
illustrated in Figure 5.7 and Figure 5.8 were used to study the effects of additional noise 
collectors on the substrate noise coupled to the victim. 
 From Figure 5.9 and Figure 5.10 it can be seen that for the case with the PGR 
(12μm) around the victim, the additional p+ taps have a significant impact on the S21. On 
the other hand  for the case with the PGR (2μm) around the aggressor and the victim  the 
additional p
+
 taps have a much smaller effect on the S21. Hence with guard rings around 
both the aggressor and the victim, the results presented here indicate that the guard rings 
determine the amount of noise coupled to the victim and the additional noise collectors 
have only a small influence on the noise coupling. 
 In order to understand these observations we need to analyze the effect of the 
additional noise collectors in the two cases. The additional noise collectors are essentially 
an extra guard ring since they sink a portion of the substrate current. A few of them are 
around the aggressor and a few around the victim. In Figure 5.11 a simplified substrate 
network is used to represent the test structure with PGR (12μm) around the victim. ISUB is 
the injected substrate current by the aggressor, RPGR1 is the resistance of the PGR, RSUB is 
the substrate resistance, RL is the resistance of the victim and RNC is the resistance to 
ground of the additional noise collectors, some of which are around the aggressor and 
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some around the victim. Ivictim is the portion of ISUB that gets collected by the victim. For 
the case without the additional noise collectors, Ivictim can be calculated and is given by: 
 1
1
PGR
victim SUB
PGR L
R
I I
R R


 (5.1) 
In the presence of the additional noise collectors Ivictim can be approximated to: 
 1 1
1 1
||
||
NC PGR NC NC PGR
victim SUB SUB
NC SUB PGR NC L NC SUB PGR L
R R R R R
I I I
R R R R R R R R R
     
      
        
 (5.2) 
In equation (5.2), RPGR1||RNC is approximated to RPGR1, which would be generally true 
since RPGR1 would be much smaller than RNC. From (5.1) and (5.2) it can be seen that 
Ivictim would be significantly smaller in the presence of the additional noise collectors as 
the extra term in equation (5.2) (RNC/(RNC+RSUB) < 1) would have a small value since 
RNC<RSUB. Hence a significant improvement in the noise isolation is observed for this 
case in the presence of the additional noise collectors (see Figure 5.9).  
 In Figure 5.12 a simplified substrate network is used to represent the test structure 
with PGR (2μm) around  oth the aggressor and the victim. RPGR1 and RPGR2 are the 
resistance of the PGRs. For the case without the additional noise collectors, Ivictim can be 
approximated to: 
 1 2
1 2
PGR PGR
victim SUB
PGR SUB PGR L
R R
I I
R R R R
  
   
   
 (5.3) 
In the presence of the additional noise collectors Ivictim can be approximated to: 
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From equation (5.3) and (5.4) it can be seen that Ivictim would be smaller in the presence 
of the additional noise collectors since RPGR1||RNC<RPGR1 and RPGR2||RNC<RPGR2. 
However if the same approximation made in equation (5.2) is made in equation (5.4) we 
get: 
 1 2
1 2
PGR PGR
victim SUB
PGR SUB PGR L
R R
I I
R R R R
  
   
   
 (5.5) 
which is exactly the same as equation (5.3), indicating that the additional noise collectors 
have a very small influence in this case. Therefore, for the case with the PGR around both 
the aggressor and the victim, the calculations predict that Ivictim (or noise coupled to the 
victim) should reduce in the presence of the additional noise collectors, but not 
significantly. This is observed in the measurement results shown in Figure 5.10. 
5.3 Substrate noise coupling and guard ring placement 
 In many published works, substrate noise coupling is evaluated by measuring, or 
simulating, S21 between the aggressor and the victim [19]-[21]. It must be noted however 
that S21 does not fully characterize the aggressor, victim and guard ring system. S11, S12 
and S22 are required to fully model the system. S21 only represents the noise coupled from 
a 50Ω source to a 50Ω load. As the load presented by the victim is changed, the 
magnitude of noise coupled to the victim will change. However, if the system is fully 
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characterized, the noise coupled to the victim can be determined for any arbitrary load or 
source impedance. 
 To illustrate the importance of fully modeling the system, the effect of load and 
source impedance on the noise coupling can be analyzed. For the majority of the test 
structures, the guard ring is around the second port (victim). Since for a passive system, 
S21=S12, even if the guard ring was placed around the aggressor instead, the S21 would not 
change. This would lead us to conclude that the position of the guard ring does not 
influence the noise coupled to the victim, but this is only true if the load and source 
impedances are identical; if they differ, this would not be the case. In this work, 
transducer power gain is used quantify the noise coupled to the victim: 
 victim
T
avs
P
G
P
  (5.6) 
 
2
8
S
avs
S
V
P
R
  (5.7) 
Above, Pvictim is the noise power coupled to the victim and Pavs is the available noise 
power. ADS (Advanced Design Systems) is used to calculate GT and all four S-
parameters are used to define the substrate network. The simulation setup is illustrated in 
Figure 5.13. In order to illustrate the effect of ZS and ZL on the transducer power gain, a 
few cases with realistic values of ZS and ZL are considered. For the cases illustrated in 
this section, the substrate network fully models the test structure in Figure 5.1 with a 
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single PGR (12μm) around one of the ports. It should  e noted that the aggressor and 
victim ports can be interchanged to study the influence of the guard ring location. 
 There are many sources of substrate noise [18], key sources include the noisy 
power and ground rails of the digital domain. In this case, the noise injected into the 
su strate  y the ground rail is considered. The digital domain‟s noisy ground rail is 
coupled to the substrate through multiple substrate contacts. The routing and contact 
resistance is lumped to a single approximate value of ZS 2Ω.  
 There are also several ways the sensitive analog circuits can be affected by 
substrate noise [18]. Modulation of the threshold voltage of the transistors in the sensitive 
analog circuits is one of key ways substrate noise affects these circuits. Some of the 
injected substrate current is collected by the substrate contacts in the analog domain, and 
a potential difference is developed between the MOSFET channel region and the closest 
substrate contact. This potential difference would modulate the threshold voltage of these 
MOSFETS due to the phenomenon known as the body effect [16]. This would in turn 
degrade the performance of the analog circuits. The potential difference developed would 
depend on the resistance between the MOSFET channel and the nearest substrate contact; 
here an approximate value is used: ZL 100Ω.  
 Clearly for this case it can be seen that the values of ZS and ZL are very different 
and the effect of having different ZS and ZL on the noise isolation is illustrated in Figure 
5.14. Two cases have been compared, one with the guard ring around the victim and the 
other with the guard ring around the aggressor. It can be observed that the location of the 
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guard ring influences the amount of noise coupled to the victim. With the guard ring 
around the victim, the noise coupled to the victim is significantly smaller when compared 
to the case with the guard ring around the aggressor. Furthermore, it was found that 
placing the guard ring around the port with the larger impedance always results in better 
noise isolation. 
 From Figure 5.15 it can be observed that for a constant ZS, as ZL is varied, the 
amount of noise coupled to the victim changes. To estimate the effect of the substrate 
noise let us assume that the noise in the digital domain‟s ground rail has a peak voltage of 
20 mV. The magnitude of the noise on the digital ground rail depends on many factors 
including layout style and the type of chip packaging used; as shown in [24] the value 
assumed here is a reasonable estimate. Considering the case with ZS 2Ω and ZL 100Ω in 
Figure 5.15, an average transducer power gain of -55 dB is used to calculate change in 
the threshold voltage (Vth) of the transistors in the analog domain. For the assumed value 
of peak noise voltage in the digital domain‟s ground rail, the peak voltage across ZL 
(victim) was found to be 89 μV. Assuming a  ody effect coefficient (γ) of 0.4, a 
maximum ∆Vth of 21 μV would result. 
 Another way substrate noise could impact the performance of the analog circuits 
is through the coupling of noise from the digital domain‟s ground rail to the analog 
domain‟s ground rail. For this case, the same value of ZS used previously (2Ω) is used; 
however, ZL is the impedance from the substrate tap in the analog domain to the off-chip 
quiet ground (system ground). ZL used for this simulation is shown in Figure 5.16. Rlay is 
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the series resistance due to the layout and metal routing, and LBW is the inductance of the 
bond-wire which connects the on-chip ground to the quiet off-chip system ground. 
Clearly, ZL in this case is frequency dependent as the impedance of LBW would change 
with frequency. Hence, it can be seen from Figure 5.16 that the variation trend of 
transducer power gain with frequency in this case is different from the other cases 
illustrated previously (with real ZL), while using the same substrate network. 
 The results presented in this section highlight the need to fully characterize the 
substrate network in order to understand the influence of ZS, ZL and guard ring position 
on the noise coupled to the victim. 
5.4 Figures 
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Figure 5.1: Illustration of test structure layout. P-type substrate is used. 
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Figure 5.2: Cross-section of case 5 in Table 1. 
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Figure 5.3: Test structure with PGR around both the aggressor and the victim. 
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Figure 5.4: Measurement data. S21 vs. frequency. 
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Figure 5.5: Measurement data. S21 vs. frequency. Four out of the five cases in Table 1 are 
plotted. 
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Figure 5.6: Illustration of parasitics added due to the probe used to bias the NGR/deep N-
well. 
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Figure 5.7: Test structure with PGR (12μm) around the victim with additional p+ regions 
(noise collectors). The additional p
+
 taps are grounded. 
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Figure 5.8: Test structure with PGR (2μm) around the aggressor and the victim with 
additional p
+
 regions (noise collectors). The additional p
+
 taps are grounded. 
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Figure 5.9: S21 vs. frequency for the case with PGR (12μm) around the victim  with and 
without the additional p
+
 taps. 
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Figure 5.10: S21 vs. frequency for the case with PGR (2μm) around the aggressor and the 
victim, with and without the additional p
+
 taps. 
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Figure 5.11: Su strate network for the case with PGR (12μm) around the victim.  
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Figure 5.12: Su strate network for the case with PGR (2μm) around aggressor and 
victim. 
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Figure 5.13: Illustration of simulation setup to determine the noise coupled to the victim. 
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Figure 5.14: Transducer power gain vs. frequency for ZS=2Ω and ZL=100Ω. 
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Figure 5.15: Effect of ZL on the noise coupled to the victim. ZS 2Ω. PGR (12μm) around 
victim. 
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Figure 5.16: Transducer power gain vs. frequency with ZS 2Ω and ZL=Rlay+jωLBW. 
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CHAPTER 6: CONCLUSIONS AND FUTURE WORK 
6.1 Conclusions 
 The effects of spacing and orientation on transient ex-LU have been modeled and 
a method to simulate transient ex-LU in a circuit simulator has been described. It was 
shown that the layout style has a significant impact on latchup susceptibility. 
Furthermore, the area efficiency of different guard ring topologies in reducing substrate 
noise coupling has been compared and a new method to quantify the noise coupled to the 
victim has been described which takes into account the impedance of the noise source 
(aggressor) and the impedance of the victim. 
6.1.1 Transient external latchup 
 It was found that Itrig was very sensitive to the dvictim and ovictim. In this work  the 
90 victim orientation was found to  e the worst case during negative current injection in 
transient external latchup testing.  
 During TLU testing, it was found that the relationship between Itrig and TPW was a 
function of dvictim and ovictim. For small dvictim, it was also affected by the presence or 
absence of the NGR. From the measurement data shown, it can be inferred that it would 
be best to have a small f3dB to protect against TLU (in Figure 2.10 the 180 victim 
orientation has a smaller f3dB than the 90 victim orientation). For test structures with a 
smaller f3dB, the pulse-width at which transient effects become significant is larger, so 
triggering latchup for small TPW would require very high current levels. In order to have a 
small f3dB, dvictim can  e increased and the 90 victim orientation should  e avoided. 
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 As highlighted previously [8], since Itrig during the positive I-test does not change 
(increase) significantly  as the pulse-width is reduced, for real world stresses such as 
cable discharges, positive current injection would be the worst case. 
 The PNPN (victim) layout has a significant influence on its holding voltage and 
therefore on latchup susceptibility. In this work, by changing the layout of the PNPN 
diffusions, the Vh changed by 0.7V. In standard cell based designs, latchup is not 
expected to be sustained unless VDD > 1.8 V, due to the topology of the parasitic PNPN 
devices that are formed. 
6.1.2 Substrate noise coupling 
 Overall it was found that the guard ring topology with the PGR around both the 
victim and the aggressor resulted in the best noise isolation and consumed the least area. 
For the cases with the guard ring(s) around the victim alone, it was determined that the 
case with a wide PGR surrounded by a narrow NGR resulted in the best noise isolation. 
 The importance of fully characterizing the aggressor, victim and guard ring 
system was highlighted. S21 alone does not fully characterize the substrate network. It 
was shown that using a fully characterized substrate network, the influence of noise 
source (aggressor) and victim impedance on the noise isolation can be investigated. It 
was shown that ZS and ZL affect not only the magnitude of noise coupled to the victim, 
but also the decision whether to place the guard ring around the aggressor or the victim to 
achieve the best noise isolation. 
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6.1.3 Latchup and substrate noise 
 Substrate noise coupling and external latchup share a common origin: substrate 
current injection. Guard rings are used to reduce both substrate noise coupling and 
latchup susceptibility. PGRs and NGRs are commonly used to prevent latchup as well as 
to suppress substrate noise coupling. However, it is essential to use the correct type of 
guard ring or combination of guard rings after taking into consideration the nature of the 
aggressor and the victim.  
 Proper substrate modeling is essential for simulating both substrate noise coupling 
and external latchup. Considerable research efforts have been invested in characterizing 
and modeling the substrate [18]. In this work, the importance of the substrate network has 
also been highlighted and its influence on external latchup and substrate noise coupling 
has been analyzed. 
6.2 Future Work 
6.2.1 External latchup 
 It has been shown in this work and in [12] that RSUB (Figure 3.10) has a 
significant influence on the latchup trigger current. A sophisticated extraction method 
based on existing works such as [19] needs to be developed.  
 In this work and in previous works such as [12] it has been shown that RNW and 
RPW in the proposed circuit models are functions of the victim orientation. Analytical 
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models for the victim orientation dependence of RNW and RPW can be developed in future 
work. 
 With the N-well aggressors, test structures with ovictim 90 and 180 were studied in 
this work. The only substrate contact in these test structures was a part of the victim, i.e. 
PNPN (Figure 2.7), and it was at a large distance from the aggressor. This affected the 
ex-LU triggering mechanism. In the future, the effects of placing substrate contacts closer 
to the aggressor could be studied. Furthermore, with the N-well aggressors, the effects of 
dvictim on transient ex-LU could be investigated. 
 In this work it was shown that the PNPN layout can have a significant influence 
on its holding voltage and therefore on latchup susceptibility. The traditional PNPN in 
Figure 1.2 was compared with the standard cell layout based PNPN in Figure 1.3(b). It 
was shown that the standard cell layout based PNPN can be modeled as a distributed 
PNPN. In the future, it might be worthwhile to study the effects of varying the length and 
the width of the diffusions on the PNPN characteristics.   
6.2.2 Substrate noise 
 In this work, the NGR and deep N-well were biased at VDD using an additional 
probe. Due to the parasitic inductance of this probe, the NGR and deep N-well could not 
be maintained at AC ground at all frequencies, which affected the results of the 
experiments. In the future, on-chip decoupling capacitors could be added to these test 
structures in order to effectively bias the NGR and deep N-well and reduce the effects of 
the parasitics of the probes. 
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 Test structures with sensitive analog circuits such as noise sensitive LNAs, VCOs, 
etc., as the victims could be studied in the future. The effectiveness of the recommended 
guard ring topologies could be analyzed with the realistic noise victims.  
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